Princeton University users: to view a senior thesis while away from campus, connect to the campus network via the Global Protect virtual private network (VPN). Unaffiliated researchers: please note that requests for copies are handled manually by staff and require time to process.
 

Publication:

Stable Room-Temperature Low-Noise Amplifiers for Axion Dark Matter Detection Experiments

Loading...
Thumbnail Image

Files

erdag-lna-thesis-final.pdf (37.26 MB)

Date

2025-04-28

Journal Title

Journal ISSN

Volume Title

Publisher

Research Projects

Organizational Units

Journal Issue

Abstract

Several pieces of indirect evidence suggests that a quarter of the energy density of the universe consists of dark matter. The invisible axion is a good candidate that can be detected using a laboratory scale experiments through its coupling to photons in the presence of a large, DC magnetic field. DMRadio is one such experiment that uses a lumped-element resonant circuit as the primary mode of enhancement of signal for sub-ueV axion detection. In order to achieve high signal-to-noise ratio in the readout, this work describes the characterization and improvement of a high-gain, low-noise amplifier (LNA) circuit. The LNA has previously been used in a closed-loop configuration, but this sacrifices bandwidth and gain. This work examines an open-loop configuration board with 3 junction field effect transistors (JFETs) to preserve low noise characteristics while boosting bandwidth and gain. Testing of the LNA revealed instabilities in gain related to temperature changes of the components and internal variability of saturation currents of JFETs. Temperature trends, DC offset values, and various resonances with coaxial cables of the board were observed against LNA gain. From understanding these behaviors, temperature control solutions of a heatsink and a piezoelectric fan are proposed. Various inadequacies arose in the JFET matching procedure necessary to create a functioning board. A new method, focused on increasing measurement quality, and reducing time and complexity using socketed test fixtures for JFET characterization is proposed.

Description

Keywords

Citation