Publication:

Using an instruction interface for compiling deep learning applications to the NVIDIA Deep Learning Accelerator (NVDLA)

datacite.rightsrestricted
dc.contributor.advisorMalik, Sharad
dc.contributor.authorDhome-Casanova, Thomas
dc.date.accessioned2023-08-07T19:08:54Z
dc.date.accessioned2026-09-29T22:37:36Z
dc.date.available2023-08-07T19:08:54Z
dc.date.available2026-09-29T22:37:36Z
dc.date.created2023-04-17
dc.date.issued2023-08-07
dc.description.abstractAdvances in neural networks are increasingly enhancing or replicating human abilities. Currently, consumers train neural networks and run inference on CPUs and GPUs. Some commercial uses of deep learning accelerators exist and offload supported operations to faster hardware. However, due to specialized drivers and compilers, these are not portable or applicable for widespread use. This thesis extends the D2A methodology beyond the current set of supported accelerators, FlexASR, HLSCNN and VTA, to include the more complex NVIDIA Deep Learning Accelerator (NVDLA). This enables a range of applications written in domain specific languages, such as TensorFlow, to be automatically compiled for the NVDLA and thus makes the NVDLA more widely usable. Using only direct neural network to NVDLA operation matches, 65 of the 69 neural network operations in the popular ResNet-18 image classification model could be offloaded. One additional operator was matched when the semantic rewrite rules of D2A were also included. The accuracy of offloaded individual neural network layers as well as the full direct-matched model was successfully validated against the CPU by using existing NVDLA simulators. Overall, the NVDLA’s large set of supported operators allows for a significant number of accurate offloads in convolutional models. Further, D2A’s combined semantic and accelerator specific rewrites result in more offloaded operators than simple direct matching. This advantage would be larger for less optimally expressed models.en_US
dc.format.mimetypeapplication/pdf
dc.identifier.urihttp://arks.princeton.edu/ark:/88435/dsp01vt150n551
dc.identifier.urihttps://theses-dissertations.princeton.edu/handle/88435/dsp01vt150n551
dc.language.isoenen_US
dc.titleUsing an instruction interface for compiling deep learning applications to the NVIDIA Deep Learning Accelerator (NVDLA)en_US
dc.typePrinceton University Senior Theses
dspace.entity.typePublication
pu.certificateCenter for Statistics and Machine Learningen_US
pu.contributor.authorid920226798
pu.date.classyear2023en_US
pu.departmentElectrical and Computer Engineeringen_US
pu.mudd.walkinNoen_US
pu.pdf.coverpageSeniorThesisCoverPage

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
DHOME-CASANOVA-THOMAS-THESIS.pdf
Size:
2.02 MB
Format:
Adobe Portable Document Format
Download

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
LICENSE.txt
Size:
258 B
Format:
Plain Text
Description:
Download